GaN-power micromodule based on an AlN-DBC-substrate with metallized vias

DOI: 10.21293/1818-0442-2026-29-2-179-188

Download article in PDF format

JATS xml

Abstract: Relevance. The high switching speed and low conduction losses of GaN-transistors make them one of the most promising electronic component technologies for switched-mode power converters. However, their widespread adoption is constrained by two key factors: the need to minimize parasitic interconnection inductances and the requirement to ensure efficient heat dissipation. Purpose of the study. The study aims to develop and experimentally validate a GaN power micromodule in which two GaN transistors, a gate driver, and passive components are mounted on an AlN direct-bonded copper (DBC) substrate with metallized vias, providing low parasitic inductance of the interconnections and low thermal resistance of the micromodule. Methods. Circuit-level simulation of electrical characteristics was performed using LTspice. The ceramic substrate layout was designed in Altium Designer. Electrical and thermal modeling were performed in the Ansys Electronics Desktop engineering analysis platform. The Q3D module was used to extract the parasitic inductances of the interconnects, and the Icepak module was employed to calculate the temperature distribution and determine the thermal resistance of the module. Experimental validation included double-pulse testing to evaluate switching overvoltages and peak currents, along with infrared thermography of the operating prototype. Scientific Novelty. A novel GaN-power-micromodule based on an AlN ceramic substrate with double-sided copper metallization and plated vias is proposed. The proposed design is characterized by reduced gate-loop and power-loop parasitic inductances of the GaN transistors, as well as lower thermal resistance of the micromodule. Results. The presented micromodule incorporates two independent channels, each providing a current of up to 7 A, and an operating voltage of at least 100 V. It is shown that for the proposed micromodule design, the inductance in the gate loop of both channels has a characteristic value of 2.6 nH and 2.2 nH, while the additional parasitic inductance in the power loop of the transistor does not exceed 0.5 nH. According to the simulation and experimental results, the transistor drain overvoltage did not exceed 20 V at a peak current of 125 A in the inductive load. The junction-to-ambient thermal resistance was verified by simulation and experimental results achieving 36 K/W. Practical significance. The proposed GaN power micromodule is intended for use in high-density low-voltage switched-mode DC/DC-converters operating at frequencies above 0.5 MHz, enabling an increase in their power density.

Keywords: power GaN-electronics, GaN-multichip micromodule, parasitic parameters extraction, DBC-ceramic substrate, metallized vias, low parasitic inductance, hybrid integration

For citation:
Polyntsev E. S., Kodorova I. Yu., Bartenev A. I., Aksenov A. A., Vorobiev M. S., Kagadey V. A. GaN-power micromodule based on an AlN-DBC-substrate with metallized vias. Doklady Tomskogo gosudarstvennogo universiteta sistem upravleniya i radioelektroniki, 2026, vol. 29, no. 2, pp. 179–188. DOI: 10.21293/1818-0442-2026-29-2-179-188

Authors and copyright holders:

  • Polyntsev E. S. , Tomsk State University of Control Systems and Radioelectronics (TUSUR)
  • Kodorova I. Yu. , JSC Radar MMS
  • Bartenev A. I. , Tomsk State University of Control Systems and Radioelectronics (TUSUR)
  • Aksenov A. A. , Institute of High Current Electronics, Siberian Branch of the Russian Academy of Sciences
  • Vorobiev M. S. , National Research Tomsk Polytechnic University
  • Kagadey V. A. , Tomsk State University of Control Systems and Radioelectronics (TUSUR)

  • 1. He J., Cheng W.C., Wang Q., Cheng K., Yu H., Chai Y. Recent advances in GaN-based power HEMT devices. Advanced Electronic Materials, 2021, vol. 7, no. 4, pp. 2001045.
  • 2. Islam N., Mohamed M.F.P., Khan M.F.A.J., Falina S., Kawarada H., Syamsul M. Reliability, applications and challenges of GaN-HEMT-technology for modern power devices: A review. Crystals, 2022, vol. 12, no. 11, pp. 1581.
  • 3. Garg T., Kale S. Recent developments, reliability issues, challenges and applications of GaN-HEMT-technology. IEEE Electron Devices Reviews, 2024, vol. 1, pp. 16–30.
  • 4. Udabe A., Baraia-Etxaburu I., Diez D.G. Gallium nitride power devices: A state-of-the-art review. IEEE Access, 2023, vol. 11, pp. 48628–48650.
  • 5. Li S., Liu S., Tian Y., Zhang C., Wei J., Tao X., Li N., Zhang L., Sun W. High-temperature electrical performances and physics-based analysis of p-GaN-HEMT-device. IET Power Electronics, 2020, vol. 13, no. 3, pp. 420–425.
  • 6. Hong K.B., Peng C.Y., Lin W.C., Chen K.L., Chen S.C., Kuo H.C., Chang E.Y., Lin C.H. Thermal analysis of flip-chip bonding designs for GaN-power-HEMTs with an on-chip heat-spreading layer. Micromachines, 2023, vol. 14, no. 3, pp. 519.
  • 7. Rahman M.D., Akter T., Hasan A.S.M.K., Mantooth H.A., Song X. Design of Low Parasitic Inductance GaN-HEMT Flip-Chip Power Module. 2025 IEEE Applied Power Electronics Conference and Exposition (APEC), Atlanta, GA, USA, IEEE, 2025, pp. 1844–1849.
  • 8. Kong H., Yang F., Yang C., Zhang Y., Wang Z., Yao Y., Wang Y., Wang L. A highly integrated GaN power module with low parasitic inductance and high thermal performance. 2022 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, IEEE, 2022, pp. 1–7.
  • 9. Hou F., Guo X., Wang Q., Wang W., Lin T., Cao L., Zhang G.Q., Ferreira J.A. High power-density 3D-integrated power supply module based on panel-level PCB embedded technology. 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, IEEE, 2018, pp. 1365–1370.
  • 10. Mrad R., Morand J., Perrin R., Mollov S. A PCB based package and 3D assembly for high power density converters. 2019 IEEE International Workshop on Integrated Power Packaging (IWIPP), Toulouse, France, IEEE, 2019, pp. 73–77.
  • 11. Lou Z., Mamee T., Hata K., Takamiya M., Nishizawa S.I., Saito W. IGBT power module design for suppressing gate voltage spike at digital gate control. IEEE Access, 2023, vol. 11, pp. 6632–6640.
  • 12. Yang Y., Dorn-Gomba L., Rodriguez R., Mak C., Emadi A. Automotive power module packaging: Current status and future trends. IEEE Access, 2020, vol. 8, pp. 160126–160144.
  • 13. Smirnov V.I., Khodakov A.M., Gavrikov A.A. [Modeling of thermoelectrical processes in a power MOSFET modules]. RENSIT: Radioelectronics. Nanosystems. Information Technologies, 2023, Vol. 15, no. 2. pp. 117–124 (in Russ.).
  • 14. Marchesini J.L., Jeannin P.O., Avenas Y., Delaine J., Buttay C., Riva R. Implementation and switching behavior of a PCB-DBC IGBT module based on the power chip-on-chip 3D-concept. IEEE Transactions on Industry Applications, 2016, vol. 53, no. 1, pp. 362–370.
  • 15. Choi A.Y., Jeon J., Lim J.H., Yoon S.W. Embedded PCB- and DBC-integrated design of 650 V GaN power modules with enhanced thermal and electrical performance. Microelectronics Reliability, 2026, vol. 179, pp. 116053.
  • 16. Tian X., Jia N., DeVoto D., Paret P., Bai H., Tolbert L.M., Cui H. PCB-on-DBC GaN power module design with high-density integration and double-sided cooling. IEEE Transactions on Power Electronics, 2023, vol. 39, no. 1, pp. 507–516.
  • 17. Morganti T. PCB Layout Rules for Converters and Motor Drives. Efficient Power Conversion. Available at: https://epc-co.com/epc/Portals/0/epc/documents/presentations/pcb-layout-rules-04292025.pdf (accessed: 20 March 2026).
  • 18. EPC2016C – eGaN FET DATASHEET. Efficient Power Conversion. Available at: https://epc-co.com/epc/portals/0/epc/documents/datasheets/EPC2016C_datasheet.pdf#page=1.00 (accessed: 20 March 2026).
  • 19. Polyntsev E.S., Kodorova I.Y., Aksenov A.A., Kagadey V.A. Design and Optimization of 100 V GaN Multi-chip Power-Micromodule Based on AlN DBC Substrate. 2024 IEEE 25th International Conference of Young Professionals in Electron Devices and Materials (EDM), Altai, Russian Federation, IEEE, 2024, pp. 1180–1184.
  • 20. Kodorova I.Y., Polyntsev E.S., Kagadey V.A. Thermal Analysis of Packaging Solution for GaN Multi-chip Power Micromodule. 2024 IEEE 25th International Conference of Young Professionals in Electron Devices and Materials (EDM), Altai, Russian Federation, IEEE, 2024, pp. 1230–1233.
  • 21. Gan C.L., Huang C.Y. Advanced flip chip packaging. Interconnect Reliability in Advanced Memory Device Packaging. Cham: Springer International Publishing, 2023, pp. 67–94.
  • 22. Double pulse testing: The how, what and why / D. Levett, Z. Zheng, T. Frank. – Infineon Technologies, 2020, pp. 30–35. Available at: https://ru.scribd.com/document/803783300/Infineon-Double-pulse-testing-Bodos-power-systems-Article-v01-00-EN (accessed: 20 March 2026).
Editorial office address

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 701-582

  journal@tusur.ru

 

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 51-21-21 / 51-43-02

Subscription for updates