Construction and analysis of check matrices correcting single and double adjacent errors codes

Authors and copyright holders:

• Lepyoshkina E. S. , Siberian State University of Science and Technology named after M.F. Reshetneva (Krasnoyarsk, Russia)

• 1. Osipenko P.N. Odinochnye sboi – vyzov sovremennykh mikroprotsessorov [Single failures – a challenge for modern microprocessors]. Electronic Components, 2009, no. 7, pp. 12–15 (in Russ.).
• 2. Maksimenko S.L., Melekhin V.F., Filippov A.S. Analiz problemy postroeniya radiatsionno-stoikikh informatsionno-upravlyayushchikh sistem [Analysis of problems in constructing radiation-resistant information and control systems]. Information and Management Systems, 2012, no. 2(57), pp. 18–25 (in Russ.).
• 3. Chumakov A.I., Sogoyan A.V., Boruzdina A.B., Smolin A.A., Pechenkin A.A. [Mechanisms of Multiple Cell Upsets in Memory]. Problems of Advanced Micro- and Nanoelectronic Systems Development, 2016, no. 4, pp. 145–152 (in Russ.).
• 4. Hamming R.W. Error detecting and error correcting codes. Bell System Technical Journal, 1950, no. 29(2), pp. 147–160.
• 5. Hsiao M.Y. A class of optimal minimum odd-weight column SEC-DED codes. IBM Journal of Research and Development, 1970, no. 14(4), pp. 395–401.
• 6. Smulskyi A.V., Alekseev S.I., Kudryavcev U.E. K voprosu obespecheniya ustoichivosti bortovoi apparatury perspektivnykh kosmicheskikh apparatov k mnozhestvennym sboyam ot deistviya otdel'nykh yadernykh chastits kosmicheskogo prostranstva [On the issue of ensuring the stability of onboard equipment of promising spacecraft to multiple failures from the action of individual nuclear particles in outer space]. Vestnik NPO im. S.A. Lavochkina, 2014, no. 4 (25), pp. 97–102 (in Russ.).
• 7. Georgakos G., Huber P., Ostermayr M., Amirante E., Ruckerbauer F. Investigation of increased multi-bit failure rate due to neutron induced SEU in advanced embedded SRAMS. 2007, IEEE Symposium on VLSI Circuits, 2007, pp. 80–81.
• 8. Krasnyuk A.A., Petrov K.A. Osobennosti primeneniya metodov pomekhoustoichivogo kodirovaniya v sub-100-nm mikroskhemakh pamyati dlya kosmicheskikh sistem [Features of the application of noise-resistant coding methods in sub-100 nm memory chips for space systems]. National Research Nuclear University MEPhI, 2012, 4 p. (in Russ.)
• 9. Dutta A., Touba N.A. Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code. 25th IEEE VLSI Test Symposium (VTS’07). Available at: https://ieeexplore.ieee.org/document/4209937, free (Accessed: February 28, 2024).
• 10. Datta R., Touba N.A. Exploiting unused spare columns to improve memory. 27th IEEE VLSI Test Symposium, 2009, pp. 47–52.
• 11. Neale A., Sachdev M. A new SEC-DED error correction code sub-class for adjacent MBU tolerance in embedded memory. Device and Materials Reliability, IEEE Transactions, 2013, vol. 13, no. 1, pp. 223–230.
• 12. Reviriego P., Liu S.S., Sánchez-Macián A., Xiao L., Maestro J.A. Unequal error protection codes derived from SEC-DED codes. Electronics Letters, 2016, no. 52(8), pp. 619–620. Available at: https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/el.2016.0077, free (Accessed: February 28, 2024).
• 13. Cha S., Yoon H. Efficient implementation of single error correction and double error detection code with check bit pre-computation for memories. JSTS – Journal of Semiconductor Technology and Science, 2018, no. 12 (4), pp. 418–425.
• 14. Hoyoon J., Yongsurk L. Protection of On-chip Memory Systems against Multiple Cell Upsets Using Double-adjacent Error Correction. International Journal of Computer and Information Technology, 2014, no. 3 (6), pp. 1316–1320.
• 15. Lepeshkina E., Shakhmatov A., Kustov N., Khanov V. A method for protecting telemetry in the processor memory from single failures. AIP Conference Proceedings, 2021, p. 50033.
• 16. Lepeshkina E.S., Kustov N.D., Khanov V.Kh. Primenenie kodov s ispravleniem dvukh oshibok dlya zashchity konfiguratsionnoi pamyati programmiruemoi logiki ot deistviya kosmicheskoi radiatsii [Application of double-error correction codes to protect configuration programmable logic memory against space radiation]. Russian Technological Journal, 2023, vol. 11, no. 5, pp. 54–62 (in Russ).
• 17. Kudryashov B.D. Osnovy teorii kodirovaniya [Basics of Coding Theory]. SPb, BHV-Peterburg, 2016, 400 p. (in Russ.).
• 18. Peterson U.U. Kody, ispravlyayushchie oshibki [Error correcting codes]. Moscow, Mir, 1964, 264 p. (in Russ.).