Fractional-N PLL Synthesizer Spur Reduction Technique

Download article in PDF format

Authors: Skotorenko I. V.

Annotation: Fractional-N PLL synthesizer spur reduction technique is described. The block diagram of the synthesizer with the reduced level of spurs is given as a result and the algorithm of its operation is described.

Keywords: phase-locked loop, fractional-n pll synthesizer, the electronic two-position switch, phase detector, spurs

Editorial office address

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 701-582

  journal@tusur.ru

 

Viktor N. Maslennikov

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 51-21-21 / 51-43-02

  vnmas@tusur.ru

Subscription for updates