Analysis of vector network analyzer verification algorithms for wafer-level application

Download article in PDF format

Authors: Savin A. A.

Annotation: The paper presents the verification algorithms for vector network analyzers using a special distance-frequency system model. Modeling was conducted for the 110 GHz frequency band at the wafer-level conditions.

Keywords: vector network analyzer, s-parameters, calibration, residual errors, verification, systematic error