Analysis of vector network analyzer verification algorithms for wafer-level application

Download article in PDF format

Authors: Savin A. A.

Annotation: The paper presents the verification algorithms for vector network analyzers using a special distance-frequency system model. Modeling was conducted for the 110 GHz frequency band at the wafer-level conditions.

Keywords: vector network analyzer, s-parameters, calibration, residual errors, verification, systematic error

Editorial office address

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 701-582

  journal@tusur.ru

 

Viktor N. Maslennikov

Executive Secretary of the Editor’s Office

 Editor’s Office: 40 Lenina Prospect, Tomsk, 634050, Russia

  Phone / Fax: + 7 (3822) 51-21-21 / 51-43-02

  vnmas@tusur.ru

Subscription for updates